
EE 508 Lecture 39


Some Recent Filter Structures

Op Amp or Integrator?



$$\frac{V_{OUT}}{V_{IN}} \cong \frac{GB}{s}$$

Amplifier or LP Filter or Lossy Integrator?



In about 1974 Michael Soderstrand introduced this concept for building highfrequency filters and termed these "Active-R" filters Active R filters and termed these "Active and termed these "Active and termed these "Active and termed these filters filte

JR Brand, **R** Schaumann - IEE Journal on Electronic Circuits ..., 1978 - leeexplore.leee.org **Active filters** that derive their frequency response from internal amplifier dynamics, but use no external capacitors in their implementation, are referred to as' **active R'filters**. Because of their potential advantages in terms of miniaturisation (ie fabrication), ease of design and ... ☆ 99 Cited by 101 Related articles All 3 versions Web of Science: 53 ≫

The compensation capacitor in the op amp serves as the energy storage element in the filter


Can operate at very high frequencies but many problems with linearity and accuracy

A 0.9V 3rd-Order Single-OPAMP Analog Filter in 28nm CMOS-bulk

Marcello De Matteis^{1,2}, Andrea Donno^{3,4}, Stefano Marinaci⁴, Stefano D'Amico^{3,4}, Andrea Baschirotto^{1,2}

From IEEE Int. Workshop on Advances in Sensors and Interfaces, June 2017

"The scheme take advantage of the efficient Active-gm-RC filter [3], which exploits the Opamp unity gain bandwidth (COUGBW) to synthesize the transfer function."



g. 1 – Single ended architecture of the proposed analog filter

1 ab. 1 – Targeted inter transfer function parameters			
Parameter	This Design		
ω_{23} – real pole frequency	$2 \cdot \pi \cdot 350 \text{MHz}$		
ω_0 – complex poles frequency	$2 \cdot \pi \cdot 160 \text{MHz}$		
Q ₀ – complex pole quality factor	0.9		
f-3dB- cut-off frequency	$2 \cdot \pi \cdot 132 MHz$		
G – low pass filter dc-gain	0dB		

[3] A. Donno, S. D'Amico, M. De Matteis, A. Baschirotto "A 150MHz 3rdorder single Opamp continuous-time analog filter in 28nm CMOS technology" Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2015, Cairo (Egypt); 6-9 December 2015 (DOI: 10.1109/ICECS.2015.7440274). A 0.9V 600MHz 4th-Order Analog Filter with Feed-Forward Compensated OPAMP in CMOS 28nm F. Ciciotti, M. De Matteis, and A. Baschirotto

PRIME Conference, June 2017

"The transfer function is obtained with the cascade of two Active-RC Rauch biquadratic cells. Each cell is based on a novel OPAMP optimized for very high frequency operation achieving a Unity Gain Bandwidth (UGBW) > 7GHz."





Fig. 1. Filter chain.

This is actually a bridged-T structure !

M. Tohidian, I. Madadi, and R. B. Staszewski, "Analysis and design of a high-order discrete-time passive IIR low-pass filter," *IEEE J. Solid-State Circuits*, vl. 49, no. 11, pp. 2575–2587, Nov. 2014.



. 1. A 4th-order real-pole passive-SC LPF [2].

S. lida, "Filter circuit, integrated circuit, communication module, and communication apparatus," U.S. Patent 0 334 348 A1, Nov. 13, 2014.





Fig. 3. A 4th-order complex-pole filter [21].

A 0.49–13.3 MHz Tunable Fourth-Order LPF with Complex Poles Achieving 28.7 dBm OIP3

Pedram Payandehnia[®], *Student Member, IEEE*, Hamidreza Maghami, *Student Member, IEEE*,

Hossein Mirzaie^(D), *Student Member, IEEE*, Manjunath Kareppagoudr, *Student Member, IEEE*, Siladitya Dey, *Student Member, IEEE*, Massoud Tohidian, *Member, IEEE*, and Gabor C. Temes, *Life Fellow, IEEE*

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS, VOL. 65, NO. 8, AUGUST 2018




A 0.49–13.3 MHz Tunable Fourth-Order LPF with Complex Poles Achieving 28.7 dBm OIP3

Pedram Payandehnia[®], Student Member, IEEE, Hamidreza Maghami, Student Member, IEEE,

Hossein Mirzaie^(D), Student Member, IEEE, Manjunath Kareppagoudr, Student Member, IEEE, Siladitya Dey, Student Member, IEEE, Massoud Tohidian, Member, IEEE, and Gabor C. Temes, Life Fellow, IEEE

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS, VOL. 65, NO. 8, AUGUST 2018



Input OTA

Fig. 17. Chip micrograph of the proposed filter implemented in 1P4M 180 nm CMOS technology. Die size is 4×4 mm.

A 20kHz~16MHz Programmable-Bandwidth 4th Order Active Filter using Gainboosted Opamp with Negative Resistance in 65 nm CMOS

Jiye Lim, Student Member, IEEE, and Jintae Kim, Senior Member, IEEE

Accepted for TCAS II and pending publication Nov18





Fig. 1. A block diagram of 4th order programmable biquad filter.

The prototype filter is fabricated in 65nm CMOS and occupies 0.098mm². It features three programmable cutoff frequencies of 20kHz, 2MHz, and 16MHz


· · · · · · · · · · · · · · · · · · ·	
Power (mW)	19

A 4th-Order Active-Gm-*RC* Reconfigurable (UMTS/WLAN) Filter Stefano D'Amico, Vito Giannini, and Andrea Baschirotto

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 7, JULY 2006



Active- G_m -RC biquadratic cell.



$$V_{IN}G_{1} + V_{OUT}G_{2} = V_{X}(G_{1} + G_{2} + sC)$$

$$V_{OUT} = V_{X}\frac{-A_{0}}{1 + \tau s}$$

$$\frac{V_{OUT}}{V_{IN}} = \frac{-\frac{1}{\tau C}}{s^2 + s \left[\frac{G_1 + G_2}{C} + \frac{1}{\tau}\right] + \frac{G_1 + G_2(1 + A_0)}{\tau C}}$$

Realizes 4th-order filter

C1 and CC tunable, R1 and R2 switchable

Operates in 2MHz and 20MHz ranges

A 28.8-MHz 23-dBm-IIP3 3.2-mW Sallen-Key Fourth-Order Filter With Out-of-Band Zeros Cancellation Marcello De Matteis, Federica Resta, Alessandra Pipino, Stefano D'Amico, and Andrea Baschirotto

TCAS II Dec 16





Fig. 1. SK single-ended generic scheme, with auxiliary path.

The total area occupancy is 0.12 mm² 3.2-mW power consumption 0.18u process A 63-dB DR 22.5-MHz 21.5-dBm IIP3 Fourth-Order FLFB Analog Filter Marcello De Matteis, Alessandra Pipino, Federica Resta, Alessandro Pezzotta, Stefano D'Amico, and Andrea Baschirotto

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 52, NO. 7, JULY 2017


Follow the Leader Feedback (a slight variant on the MLF approach)




A Power-Efficient Reconfigurable OTA-C Filter for Low-Frequency Biomedical Applications

Sheng-Yu Peng, *Member, IEEE*, Yu-Hsien Lee, Tzu-Yun Wang, *Student Member, IEEE*, Hui-Chun Huang, Min-Rui Lai, Chiang-Hsi Lee, and Li-Han Liu


IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS, VOL. 65, NO. 2, FEBRUARY 2018






(b)


Recall the basic two-integrator loop




$$V_{01}SC_{1} = G_{X}V_{01} + g_{m1}V_{IN} + g_{m4}V_{02}$$

$$V_{02}SC_{2} = g_{m3}V_{01}$$








- This is a fully-differential implementation of the standard two-integrator loop
- MUX selects either LP or BP output

$$\frac{V_{01}}{V_{IN}} = \frac{s\frac{g_{m1}}{C_1}}{s^2 + s\frac{g_{m2}}{C_1} + \frac{g_{m3}g_{m4}}{C_1C_2}}$$
$$\frac{V_{02}}{V_{IN}} = \frac{\frac{g_{m3}g_{m1}}{C_1C_2}}{s^2 + s\frac{g_{m2}}{C_1} + \frac{g_{m3}g_{m4}}{C_1C_2}}$$




- This is a fully-differential implementation of the standard two-integrator loop
- MUX selects either LP or BP output

$$\frac{V_{01}}{V_{IN}} = \frac{s\frac{g_{m1}}{C_1}}{s^2 + s\frac{g_{m2}}{C_1} + \frac{g_{m3}g_{m4}}{C_1C_2}}$$
$$\frac{V_{02}}{V_{IN}} = \frac{\frac{g_{m3}g_{m1}}{C_1C_2}}{s^2 + s\frac{g_{m2}}{C_1} + \frac{g_{m3}g_{m4}}{C_1C_2}}$$

OTAs operate in weak inversion


Adjust ω0 by changing tail currents – claim in excess of 5 decades of adjustment Target 2Hz to 20KHz though claim can go much lower (claim to 10mHz range) and higher Bias current adjusted by changing charge on floating gate transistor Each biquad requires 0.12mm² of die area in 350nm process

Linearized OTA



Used computer iteration to size devices in OTA Good linearity and low power dissipation claimed


A 28nm-CMOS 100MHz 1mW 12dBm-IIP3 4th-order Flipped-Source-Follower Analog Filter F. Fary1, M. De Matteis1, T. Vergine1,2 and A. Baschirotto1



Flipped-Source-Follower NMOS Biguadratic Cell

Table 1 – Filter Design Paramters				
Transfer Function		4 th -Order Low-Pass		
dc-Gain	n	0dB		
Poles Frequency		cy 100 MHz		
Cell A Q Factor	1.306	Cell B Q Factor	0.5412	
Cell A gm1- gm2	1.8 mA/V	Cell B gm1- gm3	1.8 mA/V	
Cell A - C _{1a}	4.8 pF	Cell B - C _{1b}	1.99 pF	
Cell A - C _{2a}	1.75 pF	Cell B - C _{2b}	3.98 pF	

A=0.026mm² for 4th order BW filter in 28nm process P approx. 1mW



$$V_{OUT} (sC_{1} + sC_{2}) + g_{m2}V_{GS2} - g_{m1}V_{GS1} = sC_{1}V_{GS2}$$

$$V_{IN} = V_{GS1} + V_{OUT}$$

$$V_{GS2}sC_{1} + g_{m1}V_{GS1} = V_{OUT}sC_{1}$$


$$\frac{V_{OUT}}{V_{IN}} = \frac{g_{m1}g_{m2}}{s^2 C_1 C_2 + s C_1 g_{m2} + g_{m1} g_{m2}}$$

$$\omega_0 = \sqrt{\frac{g_{m1}g_{m2}}{C_1C_2}}$$
$$Q = \sqrt{\frac{g_{m1}}{g_{\partial m2}}} \frac{C_2}{C_1}$$

A New Method to Design Multi-Standard Analog Baseband Low-Pass Filter

Ersin Alaybeyoğlu¹, Hakan Kuntman²

<u>2017 10th International Conference on Electrical and Electronics Engineering</u> (ELECO)



 $\frac{V_{LP}}{V_{in}}$

Projected Area 0.02mm in 180nm proc


$$= \frac{g_{m1}g_{m2}}{s^2 C_1 C_2 + s C_1 g_{m1} + g_{m1}g_{m2}}$$
$$w_0 = \sqrt{\frac{g_{m1}g_{m2}}{C_1 C_2}}$$
$$Q = \sqrt{\frac{C_2 g_{m2}}{C_1 g_{m1}}}$$

Low-Power *Gm*–*C* Filter Employing Current-Reuse Differential Difference Amplifiers


John S. Mincey, *Student Member, IEEE*, Carlos Briseno-Vidrios, *Student Member, IEEE*, Jose Silva-Martinez, *Fellow, IEEE*, and Christopher T. Rodenbeck, *Senior Member, IEEE*

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 64, NO. 6, JUNE 2017

Typical Differential Implementation



Typical Single-Ended Implementation



Require 4 OTAs





Fig. 3. (a) Conventional differential pair. (b) DDP using half the bias current. (c) Current-reuse DDA.

Dual Differential Pair: DDP Dual Different Amplifier: DDA


Current Reuse offers potential for significant power reduction



Dual input OTA

$$I_{OUT} = g_{mA}V_{A} + g_{mB}V_{B}$$


Consider:




$$\frac{V_{OUT}}{V_{IN}} = -\frac{g_{m2A}g_{m1B}}{\left(s^{2}C_{1}C_{2} + sC_{2}g_{m1A} + g_{m1B}g_{m2B}\right)}$$

Realizes 2nd-order lowpass with just 2 OTAs

Dual input OTA




$$\mathbf{I}_{OUT} = \mathbf{g}_{mA} \mathbf{V}_{A} + \mathbf{g}_{mB} \mathbf{V}_{B}$$




$$I_{OUTA} = g_{m2}V_{IN1}^{-} + g_{m4}V_{IN2}^{-}$$
$$I_{OUTB} = g_{m1}V_{IN1}^{+} + g_{m3}V_{IN2}^{+}$$

Dual input OTA



2nd Order Lowpass Biquad using Current-reuse OTA

Dual input OTA




Sixth-order Butterworth G_m -C filter was fabricated

- 180-nm CMOS process
- total chip area of 0.21 mm²
- 65MHz Band Edge
- 1.3mW/pole

A 0.9V 75MHz 2.8mW 4th-Order Analog Filter in CMOS-Bulk 28nm Technology

F. Ciciotti, M. De Matteis, and A. Baschirotto

ISCAS 2018



A 0.9V 75MHz 2.8mW 4th-Order Analog Filter in CMOS-Bulk 28nm Technology

F. Ciciotti, M. De Matteis, and A. Baschirotto




Fig. 2. Op Amp with feedforward compensation and O-CMFB circuit

CMOS 28nm process 4-bit capacitor arrays are used for frequency response programmability Filter covers the 40–105MHz range 0.7mW/pole Area = 0.08mm²



Stay Safe and Stay Healthy !

End of Lecture 39